LOGIC RESYNTHESIS METHODS FOR LAYOUT DESIGN OF MICROELECTRONIC CIRCUITS
نویسندگان
چکیده
منابع مشابه
Efficient Genetic Based Methods for Optimizing the Reversible and Quantum Logic Circuits
Various synthesis methods have been proposed in the literature for reversible and quantum logic circuits. However, there are few algorithms to optimize an existing circuit with multiple constraints simultaneously. In this paper, some heuristics in genetic algorithms (GA) to optimize a given circuit in terms of quantum cost, number of gates, location of garbage outputs, and delay, are proposed. ...
متن کاملdesign of an analog fuzzy logic controller chip
fuzzy logic has been developed over the past three decades into a widely applied techinque in classification and control engineering. today fuzzy logic control is one of the most important applications of fuzzy set theory and specially fuzzy logic. there are two general approachs for using of fuzzy control, software and hardware. integrated circuits as a solution for hardware realization are us...
15 صفحه اولLayout Design of a Furniture Production Line Using Formal Methods
This paper experiments application of different heuristic approaches to a real facility layout problem at a furniture manufacturing company. All the models are compared using AHP, where a number of parameters of interest are employed. The experiment shows that formal layout modelling approaches can be effectively used real problems faced in industry, leading to significant improvements.
متن کاملEfficient Genetic Based Methods for Optimizing the Reversible and Quantum Logic Circuits
Various synthesis methods have been proposed in the literature for reversible and quantum logic circuits. However, there are few algorithms to optimize an existing circuit with multiple constraints simultaneously. In this paper, some heuristics in genetic algorithms (GA) to optimize a given circuit in terms of quantum cost, number of gates, location of garbage outputs, and delay, are proposed. ...
متن کاملEfficient Layout Synthesis Algorithm for Pass Transistor Logic Circuits
In this paper, we address the problem of layout generation of pass transistor logic (PTL) circuits from binary decision diagrams (BDD’s) by laying out groups of transistors in rows. We use a max-flow min-cut based recursive bipartitioning procedure followed by a greedy heuristic to assign the BDD nodes to rows, such that the number of wires to be routed across the rows is minimized. Next, we us...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IZVESTIYA SFedU. ENGINEERING SCIENCES
سال: 2020
ISSN: 1999-9429,2311-3103
DOI: 10.18522/2311-3103-2020-4-137-143